Output-Determinacy and Asynchronous Circuit Synthesis

Victor Khomenko, Mark Schaefer, Walter Vogler





Newcastle University School of Computing Science University of Augsburg Institute of Computer Science

< □ > < □ > < □ > < □ > < □ > < □ >

ACSD 2007



Introduction

Output-Determinacy

・ロト ・回ト ・ヨト ・ヨト



Output-Determinacy

< ロ > < 同 > < 臣 > < 臣 > -

ninacy Applic

Application

990

E



Output-Determinacy

< ロ > < 同 > < 臣 > < 臣 > -

E

Application



Output-Determinacy

< ロ > < 同 > < 臣 > < 臣 > -

ninacy Applic

Application

990

E



< ロ > < 同 > < 臣 > < 臣 > -

Application

990

E



Khomenko, Schaefer, Vogler

Output-Determinacy

Introduction

Output-Determinacy

< ロ > < 同 > < 臣 > < 臣 > -

E Application





< ロ > < 同 > < 臣 > < 臣 > -

Output-Determinacy

cy Applica

E

Application

Advantage of Decomposition

- Concurrency is typical for asynchronous circuits, but leads to state explosion
- Synthesis needs a representation of this state space
- Decomposition generates smaller components with smaller state spaces

nac

イロト イポト イヨト イヨト

Advantage of Decomposition

- Concurrency is typical for asynchronous circuits, but leads to state explosion
- Synthesis needs a representation of this state space
- Decomposition generates smaller components with smaller state spaces





Advantage of Decomposition

- Concurrency is typical for asynchronous circuits, but leads to state explosion
- Synthesis needs a representation of this state space
- Decomposition generates smaller components with smaller state spaces



Determinism



Khomenko, Schaefer, Vogler Output-Determinacy Introduction Output-Determinacy Application

◆ロ > ◆母 > ◆臣 > ◆臣 >

E

Determinism



Khomenko, Schaefer, Vogler Output-Determinacy Introduction Output-Determinacy Application

◆ロ > ◆母 > ◆臣 > ◆臣 >

E

Determinism



Khomenko, Schaefer, Vogler Output-Determinacy Introduction Output-Determinacy Application

◆ロ > ◆母 > ◆臣 > ◆臣 >

E

Determinism





Determinism





Determinism





Determinism





Dummy transitions are like λ/ϵ edges in an automaton. Inserted for convenience.



3 outputs are triggered by three inputs left: 6 places and 1 transitions – right: 9 places

If an action x^+ should occur after the action a^+ or b^+ occurs, one has to use either unsafe or non-deterministic STGs. However, unsafe STGs are not preferable in praxis.



Hiding of signals, i.e. labelling them with λ . Essential operation of our STG decomposition algorithm.



Hiding of a and b



Khomenko, Schaefer, Vogler Output-Determinacy Introduction Output-Determinacy Application

<ロト <回ト < 回ト < 回ト

E



Khomenko, Schaefer, Vogler Output-Determinacy Introduction Output-Determinacy Application

◆ロ > ◆母 > ◆臣 > ◆臣 >

E



Khomenko, Schaefer, Vogler Output-Determinacy Introduction Output-Determinacy Application

◆ロ > ◆母 > ◆臣 > ◆臣 >

E



Khomenko, Schaefer, Vogler Output-Determinacy Introduction Output-Determinacy Application

◆ロ > ◆母 > ◆臣 > ◆臣 >

E





Khomenko, Schaefer, Vogler

Output-Determinacy

◆ロ > ◆母 > ◆臣 > ◆臣 > **Output-Determinacy**

E Application

• Non-deterministic specifications can be **determinised**, i.e. transformed into a deterministic one with the same language.

(4 同) (回) (回) (

- Non-deterministic specifications can be **determinised**, i.e. transformed into a deterministic one with the same language.
- For deterministic specifications the language is an adequate semantics

(1日) (日) (日)

- Non-deterministic specifications can be **determinised**, i.e. transformed into a deterministic one with the same language.
- For deterministic specifications the language is an adequate semantics
- However, this leads to problems if the original specification is not output-determinate:

- 4 周 ト - 4 月 ト - 4 月 ト -

- Non-deterministic specifications can be **determinised**, i.e. transformed into a deterministic one with the same language.
- For deterministic specifications the language is an adequate semantics
- However, this leads to problems if the original specification is not output-determinate:
 - Violation of semi-modularity
 - Violation of correctness

・ 同 ト ・ ヨ ト ・ ヨ ト ・

Output-Determinacy – Why not Determinise?

Violation of Semi-Modularity



left: non-output-determinate: STG right: determinised version, x^+ is in conflict with y^+



Violation of Correctness



left: non-output-determinate: STG right: determinised version, can be synthesised but is not correct

伺 ト く ヨ ト く ヨ ト

- Non-output-determinacy is also a CSC conflict
- CSC conflicts can be resolved by insertion of internal signals in a behaviour-preserving way
- Does not work for violation of output-determinacy

(二日) (二日) (二日)

A non-output-determinate specification is illformed and cannot be implemented speedindependently.

イロト 人間ト イヨト イヨト

Sac

A non-output-determinate specification is illformed and cannot be implemented speedindependently.

The semantics of an output-determinate speed-independent specification is its language.

イロト イポト イヨト イヨト

A non-output-determinate specification is illformed and cannot be implemented speedindependently.

The semantics of an output-determinate speed-independent specification is its language.

These give a semantics for non-deterministic specifications.

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三 のの(~


Output-Determinacy

< ロ > < 同 > < 臣 > < 臣 > -





Output-Determinacy

Output-Determinacy

・ロト ・ 日 ・ ・ 日 ・ ・ 日 ・ ・

E Application







Output-Determinacy

< ロ > < 同 > < 臣 > < 臣 > -

E Application







Khomenko, Schaefer, Vogler

Output-Determinacy

Output-Determinacy

・ロト ・回ト ・ヨト ・ヨト

E Application







Output-Determinacy

Introduction

Output-Determinacy

▲□ ▶ ▲ 臣 ▶ ▲ 臣 ▶

Application

900

E







Output-Determinacy

Introduction

Output-Determinacy

▲圖▶ ▲屋▶ ▲屋▶

Application

900

Э







Output-Determinacy

< 17 ▶ Output-Determinacy

- - E

Application

900

Э

<-≣⇒



Output-Determinacy

Output-Determinacy

▲ @ ▶ ▲ 臣

э Application

900

.≣⇒



Output-Determinacy

Introduction

Output-Determinacy

Application

 \bullet Decomposition is not always so easy: often, it is impossible to remove all λ transitions introduced before

SQC

- 4 同 ト 4 ヨ ト

- \bullet Decomposition is not always so easy: often, it is impossible to remove all λ transitions introduced before
- Then: **backtracking**, i.e. restarting at the initial component with additional signals

・ 同 ト ・ ヨ ト ・ ヨ ト

- \bullet Decomposition is not always so easy: often, it is impossible to remove all λ transitions introduced before
- Then: **backtracking**, i.e. restarting at the initial component with additional signals
- Either necessary to get a correct component, or just for technical reasons

・ 同 ト ・ ヨ ト ・ ヨ ト

- \bullet Decomposition is not always so easy: often, it is impossible to remove all λ transitions introduced before
- Then: **backtracking**, i.e. restarting at the initial component with additional signals
- Either necessary to get a correct component, or just for technical reasons

New Approach

- No backtracking for technical reasons
- λ transitions can be left in the component, as long as it is output-determinate (checked implicitly during synthesis)

- 4 周 ト 4 月 ト 4 月 ト

Decomposition – Non-Secure Contraction



Language is changed

Khomenko, Schaefer, Vogler Output-Determinacy Introduction Output-Determinacy Application

▲ 同 ▶ ▲ 王

5900

э

Decomposition – Non Safeness-Preserving Contraction





Image: A math a math

900

э

Khomenko, Schaefer, Vogler Output-Determinacy Introduction Output-Determinacy Application

Decomposition – Non Safeness-Preserving Contraction



- Synthesis tools do not support non-safe STGs
- or just with a place capacity
- Latter is inefficient: every contraction doubles potential place capacity

Benchmarks — SEQPARTREE



Artificial BALSA Handshake component tree of sequencers and parallelisers with 3 Levels

Khomenko, Schaefer, Vogler

Output-Determinacy

Introduction

Output-Determinacy

acy Application

Э

Level	P - T	In - Out	Old	New	Synthesis
5	382 – 252	33 – 93	1	1	5
6	798 – 508	65 - 189	4	4	16
7	1566 - 1020	129 - 381	9	8	22
8	3230 - 2044	257 – 765	32	17	1:02
9	6302 - 4092	513 - 1533	1:27	1:18	1:30
10	12958 - 8188	1025 - 3069	42:37	6:03	4:32

Output-Determinacy

・ロト ・部 ト ・ヨト ・ヨト

Level	P - T	<i>In</i> – <i>Out</i>	Old	New	Synthesis
5	382 – 252	33 – 93	1	1	5
6	798 – 508	65 - 189	4	4	16
7	1566 - 1020	129 - 381	9	8	22
8	3230 - 2044	257 – 765	32	17	1:02
9	6302 - 4092	513 - 1533	1:27	1:18	1:30
10	12958 - 8188	1025 - 3069	42:37	6:03	4:32

Synthesis of an STG with 4094 signals in about 11 minutes.

Output-Determinacy

イロト イポト イヨト イヨト

Deciding Output-Determinacy ...

- $\bullet \ \mathrm{PSPACE}$ complete for bounded/safe STGs
- $\bullet \ \mathrm{ExpSpace}$ hard for unbounded STGs

▲ □ ▶ ▲ □ ▶ ▲ □ ▶

Deciding Output-Determinacy ...

- $\bullet \ \mathrm{PSPACE}$ complete for bounded/safe STGs
- $\bullet \ \mathrm{ExpSpace}$ hard for unbounded STGs

Decomposition:

- Simplified correctness notion
- Decomposition can be applied to output-determinate (possibly) non-deterministic specifications
- More decomposition operations

伺下 イヨト イヨト

Conclusion

Introduced output-determinacy

- Relaxation of determinism and determinacy
- Fits very well with STGs and speed-independency
- Allows a language-based semantics

同下 イヨト イヨト

Introduced output-determinacy

- Relaxation of determinism and determinacy
- Fits very well with STGs and speed-independency
- Allows a language-based semantics

Applied output-determinacy to STG decomposition

- Decomposition gets faster
- Allows more STG specifications
- More decomposition operations

伺下 イヨト イヨト

Future Reseach

- Semantics for internal signals application to output-determinacy and decomposition
- Decomposition works structurally only.
 Fast but problems with 'tricky' specifications
- \bullet Apply decomposition to BALSA resynthesis
- Preserving CSC in the components

伺 ト イヨト イヨト

Future Reseach

- Semantics for internal signals application to output-determinacy and decomposition
- Decomposition works structurally only.
 Fast but problems with 'tricky' specifications
- \bullet Apply decomposition to BALSA resynthesis
- Preserving CSC in the components

Related Work

- Carmona and Cortadella: ILP approach, e.g ILP models for the synthesis of asynchronous control circuits
- Myers and Yoneda: structural decomposition, e.g. Synthesis of Speed Independent Circuits Based on Decomposition