## HARD REAL-TIME SYSTEMS II

H Kopetz

Rapporteur: A I Kistijantoro

(

1







-

1





Property	Example	
Physical, Electrical	Line interface, plugs, 12V versus 42V powernet	
Communication protocol	CAN versus J1850	
Syntactic	Structure of the data, Endianness of data	
Flow control	Implicit or explicit, Information push or pull	
Incoherence in naming	Same name for different entities	
Data representation	Different styles for data representation	
Temporal	Different time bases or inconsistent time-outs	
Dependability	Different failure mode assumptions	
Semantics	Differences in the meaning of the data	



### Vision of the Time-Triggered Architecture

Development of a generic architecture for high-dependability distributed real-time systems that can be applied in the many different application domains

- Automotive
- ♦ Aerospace
- ♦ Railways
- Industrial Control
- . . . .

Our vision comes closer to reality by the decision of Audi to use the TTA in the automotive domain, by Honeywell to use the TTA in aerospace domain, and by Alcatel to use the TTA in the railway domain.

© H. Kopetz 03/10/01

Priorities in the TTA
Safety without compromises

No single point of failure
Formal analysis of critical functions

Pomposability:

Building systems out of prevalidated components--Component reuse
Fully specified interfaces in the temporal domain and value domain
Two level design methodology

Flexibility

Flexible reuse of existing components

7

TTA

## What is a "Single" Fault in the TTA?

♦ A Fault-containment region in the TTA is a single chip (System-On-a-Chip--SOC--software and hardware) which is at a physical distance from the other fault containment regions.

9

TTA

- Byzantine failures of chips are masked by a proper physical interconnection structure.
- It is claimed that in a properly configured TTA-star system, every possible failure mode of any single chip (software or hardware) and nearly any possible failure mode of any single wire is tolerated, without a loss of the timely service.
- Failures outside the fault-hypothesis (e.g., concurrent multiple chip failures) are detected with a high probability.

© H. Kopetz 03/10/01



# Architecture Design is Interface Design

A good interface within a real-time system

- is precisely specified in the value domain and in the time domain,
- provides the relevant abstractions of the interfacing subsystems and hides the irrelevant details,
- leads to minimal coupling between the interfacing subsystems,
- limits error propagation across the interface,

and thus introduces structure into an architecture.

© H. Kopetz 03/10/01



TTA

11















© H. Kopetz 03/10/01



## **TTP/C Protocol Services**

The Time-Triggered Protocol (TTP), connecting the nodes of the system, is at the core of the Time-Triggered Architecture. It provides the following services:

- Predictable communication with small latency an minimal jitter
- Fault-tolerant clock synchronisation
- Composability by full specification of the temporal properties of the interfaces.
- timely membership service (fast error detection)
- replica determinism
- replicated communication channels (support of fault- tolerance)
- good data efficiency

© H. Kopetz 03/10/01

22 **TTP** Layers Application Software in Host Host Layer Application Membership FTU CNI FTU Membership FTU Layer Permanence of Messages Basic CNI Start up (Cold and Warm) Initialization-Layer SRU Membership **Clock Synchronization** SRU Layer Implicit Acknowledgment Media Access: TDMA Data Link/Physical Bit Synchronization Bit Encoding/Decoding: MFM Code Layer TTA © H. Kopetz 03/10/01

I.37

21

TTA







.







### 29 Membership: ET versus TT Every node must inform every other node about its local view of the "health state" of the other nodes -- and this in time. Event Triggered (e.g, CAN) Time Triggered (e.g., TTP) Membership difficult--no Membership easy-defined membership instants membership instants defined Message arrival determined by Message arrival determined by the occurrence of events the progression of time unpredictable predictable ♦ Large Jitter ♦ Minimal Jitter. No precise temporal Interfaces are temporal specification of interfaces firewalls. TTA © H. Kopetz 03/10/01



3. a. 1. i























. .













. . .



The LULEA Car	49
QuickTune <sup>TM</sup> and a	
Pisoto - JPEG decompressor are needed to see this picture.	
© H. Kopetz 03/10/01	TTA



.

### DISCUSSION

### Rapporteur: A I Kistijantoro

### Lecture Two

Professor Randell speculated on what will be put on a single chip in the future. He wondered that it will be so huge and complex, so that if TTA still ignores the problems that happened inside chip, it will be missing the boat. Professor Kopetz replied that he believes that in 10-20 years, it is possible to build a complete cluster in a single die.

A participant asked about the existence of several architectures in the market and the requirements for developing components that can be integrated to TTA. Professor Kopetz replied that the issue of how many and which architecture will survive in the market does not only depend on technical aspect, but also on non technical aspect. He believes that in the future there will be only one or two architectures that survive. Regarding to the requirements for the component in TTA, he said that the component should satisfy all the properties of the TTA or one can build an interface that can reconcile all properties mismatches.

Professor Jones asked the definition of decomposition. Professor Kopetz replied that each component has a specification at the interfaces. This specification is only part of the full specification of the component. Any component that will be integrated into a certain architecture must satisfy all requirements needed at the interfaces.

Professor Kim argued whether it is really necessary to apply very fine grain, high priority, global scheduling, as only specialized applications may require this kind of scheduling. Professor Kopetz replied that it depends on the application. For the applications in hard real time domain, every message has to be understood in term of its timing, but for tasks that are not time critical, then we don't have to send the message with a very fine grain scheduling.