

SPECIFICATION AND VERIFICATION OF DIGITAL SYSTEMS

F.K. Hanna and N. Daeche

Rapporteur: Mr. A.M. Koelmans

Specification and Verification of Digital Systems

Keith Hanna
University of Kent

These two talks relate to work carried out over the last few years by my colleague Neil Daeche and myself.

Specification of Digital Systems

This talk will describe how predicate logic may advantageously be used as a 'hardware description language' for specifying (that is, describing *some* but not necessarily all, characteristics of) waveforms, device behaviours (gates, flipflops, etc) and structures (or circuit diagrams). It will concentrate particularly on techniques for specification that are relevant to the lower levels of abstraction where the analogue characteristics of digital waveforms cannot be ignored, and at which many real problems (glitches, hazards, etc) tend to occur. In particular, it will propose the use of a structured, polymorphically sorted, higher-order predicate logic as a natural basis for a hardware description language.

Formal Verification of Digital Systems

The principles involved in formal verification of digital systems will be examined, and the kind of computational support (for allowing sound, user-guided inferencing) required will be outlined. The main part of the talk will be concerned with a case study involving the verification of an edge-triggered D-type flipflop. Although at first sight, it seems to be a relatively straightforward circuit, on closer examination the reason 'why' it works turns out to be unexpectedly complex. One interesting feature of the approach used to construct the proof is that the conditions (a complex set of inequalities involving the timing parameters of the various gates) under which the circuit actually correctly realises the required behaviour emerge as a by-product of undertaking the proof.

References

"Specification and Verification using Higher-Order Logic: A Case Study", published in "Formal Aspects of VLSI Design", Milne and Subrahmanyam (editors), North Holland, 1986.

"Purely Functional Implementation of a Logic", published in "Lecture Notes in Computer Science, Vol 230 (8th Intl. Conf. on Automated Deduction, 1986)", Springer Verlag, 1986.

SPECIFICATION & VERIFICATION OF DIGITAL SYSTEMS

KEITH HANNA

NEIL DAECHE

UNIVERSITY OF KENT

I.

- SPECIFYING DIGITAL WAVEFORMS
- SPECIFYING DIGITAL BEHAVIOURS
- SPECIFYING DIGITAL STRUCTURES
- CASE STUDY: D-FLIPFLOP SPEC.

II.


- HIGHER-ORDER LOGIC
- SPECIFICATION & IMPLEMENTATION
- CASE STUDY: D-FLIPFLOP VERIFIC.



DESCRIBING DIGITAL SYSTEMS

- MANY (HIGHLY OPTIMISED) NOTATIONS ('HDL's') DEVELOPED FOR DESCRIBING/SIMULATING DIG. SYSTEMS
 - BUT NOT FOR REASONING ABOUT THEM!
 - FEATURES FOR AN IDEAL HDL :-
 - PARTIAL DESCRIPTIONS
 - UNCOMPLEX MATHS
 - EXPRESS INTUITIVE NOTIONS NATURALLY
 - COMPUTER CHECKABLE REASONING
 - CANDIDATE:
HIGHER-ORDER LOGIC
-



SPECIFYING "DIGITAL" WAVEFORMS

• IN REALITY, ALL WAVEFORMS ARE ANALOGUE.






- $\vdash \text{constant}(i, \text{high}, w)$
- $\vdash \text{constant}(j, \text{low}, w)$



SPECIFYING DIGITAL "BEHAVIOURS"




QUESTION WHAT PROPERTY DO WE REQUIRE OF $\langle w_1, w_2, w \rangle$ IN ORDER THAT THEY CHARACTERISE "AND" BEHAVIOUR?



FEATURES

- PARTIAL
 - A "SPEC" - NOT A "DESCRIPTION"
 - ALLOWS FOR UNCERTAIN KNOWLEDGE



- PARAMETERISED BY 4 DURATIONS
— "TIMING PARAMETERS"

$$\vec{d} = \langle d_1, d_2, d_3, d_4 \rangle$$

EXPRESSED AS AN AXIOMATIC DEFINITION

AND BEHAV (\vec{d}) ($w_1 w_2 w$)

=

$\forall i$: interval.

constant(i , low, w_1) \vee constant(i , low, w_2)

→

constant(shift($d_1 d_2 i$), low, w)

\wedge

constant(i , high, w_1) \wedge constant(i , high, w_2)

→

constant(shift($d_3 d_4 i$), high, w)

FEATURES


- "TEMPORAL" AND "FUNCTIONAL" ASPECTS ARE INSUPARABLE !
- THE " \wedge " IS ALMOST LOST !

STRUCTURES

AIM: TO USE THE TYPE-DISCIPLINE OF THE LOGIC TO GUARANTEE THAT ONLY "WELL-FORMED" CIRCUITS ARE DESCRIBABLE.

[ASSUME "IDEALISED" TTL TECHNOLOGY]

 :port
 $\text{inport} \subseteq \text{port}$
 $\text{from} : \text{inport} \rightarrow \text{port}$



$W : \text{port} \rightarrow \text{wf}$

DESCRIBES THE WAVEFORM AT A PORT

AXIOM


$\vdash \forall ip : \text{inport}.$

$W(\text{from } ip) = W \text{ } ip$


O13

$\vdash W \circ \text{from} = W$

GATES



$g : \text{GATE}$
 $in_1 : \text{GATE} \rightarrow \text{input}$
 $in_2 : \text{GATE} \rightarrow \text{input}$
 $out : \text{GATE} \rightarrow \text{port}$



$\text{ANDGATE} \subseteq \text{GATE}$

$tp : \text{ANDGATE} \rightarrow \text{dur}^4$

AXIOM


$\vdash \forall g : \text{ANDGATE}.$

$\text{ANDBEHAV}(\vec{d}) (w_1, w_2, w)$


WHERE

$\vec{d} = tp \ g$
 $w_1 = (W \circ in_1) \ g$
 $w_2 = (W \circ in_2) \ g$
 $w = (W \circ out) \ g$



CASE STUDY: EDGE-TRIGGERED, D-TYPE FLIPFLOP



TYPICAL MANUFACTURER'S SPEC.




BEHAVIOURAL
DEFINITION



AND




IMPLIES



DFE BEHAV (\vec{a}) ($\omega_c \ \omega_D \ \omega_Q$)



AN IMPLEMENTATION OF A D-FLIPFLOP




NAND GATE
TIMING PARAMETERS

$$\vec{n} = \langle n_1, n_2, n_3, n_4 \rangle$$

IT LOOKS SIMPLE ENOUGH, BUT ITS OPERATION IS EXTRAORDINARILY COMPLICATED!

$$\begin{aligned} \text{IMPL_BEHAV } (\vec{n}) (w_c, w_d, w_q, w_1, w_2, \dots, w_5) \\ = \\ \text{NAND_BEHAV } (\vec{n}) (w_d, w_2, w_1) \\ \wedge \\ \text{NA} \text{ ---} \\ \wedge \\ \dots \\ \wedge \\ \text{NA} \text{ ---} \\ \wedge \\ \text{NAND_BEHAV } (\vec{n}) (w_3, w_5, w_q) \end{aligned}$$

VERIFICATION



IMPLIES \Rightarrow

GOAL

$$\begin{aligned}
 &\forall w_c w_d w_q w_1 w_2 w_3 w_4 w_5 . \\
 &IMPL_BEHAV (\vec{n}) (w_c w_d w_q w_1 w_2 w_3 w_4 w_5) \\
 &\rightarrow DFF_BEHAV (\vec{a}) (w_c w_d w_q)
 \end{aligned}$$

$$R(\vec{a}, \vec{n}) \rightarrow$$

QUESTION


WHAT IS $R(a_1, a_2, a_3, a_4, a_5, a_6, a_7, a_8, n_1, n_2, n_3, n_4)$?

FORMAL VERIFICATION OF DIGITAL SYSTEMS

OVERVIEW



- RECAP ON CASE STUDY (D-flipflop)
- CHOICE OF LOGIC
- AXIOMATISATION
- COMPUTATIONAL IMPLEMENTATION OF A LOGIC
- CONSTRUCTION OF D-flipflop PROOF
- CONCLUSIONS.

RECAP



NAND-BEHAV (\vec{d}) (w_1, w_2, w)
 $= \forall i: \text{interval. constant}(i, \text{low}, w_i) \vee \dots$

IMPLEMENTATION (CLAIMED!) OF
 A D-TYPE FLIP FLOP.



$\vec{a} = \langle a_1, a_2, a_3, a_4, a_5, a_6, a_7, a_8 \rangle$

THE LOGIC ("VERITAS")

- HIGHER-ORDER

- TYPED

- AVOID INCONSISTENCY

- HIGHER-LEVEL eg.

$m : \text{nat}$
 $d : \text{dur}$
 $w : \text{wf}$
 $g : \text{AND_GATE}$

- POLYMORPHIC

- USES ITT "TYPES AS VALUES" SCHEME.

EG $\text{equal} : \prod s : \text{UO}. s \times s \rightarrow \text{bool}$

eg $(\text{equal } \text{nat}) : \text{nat} \times \text{nat} \rightarrow \text{bool}$

$(\text{equal } \text{wf}) : \text{wf} \times \text{wf} \rightarrow \text{bool}$

EG $\text{list} : \text{UO} \rightarrow \text{UO}$


$\text{cons} : \prod s : \text{UO}. s \times (\text{list } s) \rightarrow (\text{list } s)$

N.B. TRADE OFF

"EXPRESSIVE" LOGIC — GOOD FOR SPECS.

"AUSTERE" LOGIC — GOOD FOR INFERRING.

TYPICAL VERITAS STRUCTURED
THEORY PRESENTATION



E.G.

ELEMENTARY ARITHMETIC

THEORY Natural Numbers

SYMBOL

nat : UO

SYMBOL

0 : nat ;

suc : nat \rightarrow nat ;

+ : nat \times nat \rightarrow nat ;

\geq : nat \times nat \rightarrow bool

AXIOM

Peano₁ : $\forall n:\text{nat}. \neg(0 = \text{suc } n)$;

⋮

Peano₂ :

$\forall P:\text{nat} \rightarrow \text{bool}.$

$P\ 0 \rightarrow$

$(\forall n:\text{nat}. P\ n \rightarrow P\ (\text{suc } n)) \rightarrow$

$\forall n:\text{nat}. P\ n ;$

⋮

THEOREM PROVING

COMPUTATIONAL ASSISTANCE:

- GUARANTEE FREEDOM FROM ERRORS
- MAINTAIN DATABASE OF THEORIES, THEOREMS, etc.
- AUTOMATE LOW-LEVEL INFERRING

PRINCIPLES OF ML/LCF

OBJECT LOGIC (POA)

METALANGUAGE (ML)

- TYPED, H-O, IMPERATIVE

SYNTACTIC CATEGORIES:

ABSTRACT TYPES

TERM
THEOREM
etc

: TERM
: THEOREM
etc

INSTANCES OF

VALUES IN ML

TERM
THEOREM
etc

tm: TERM
thm: THEOREM

[WELL-FORMEDNESS ENFORCED!]

THEORIES
(AXIOMS, CONSTANTS)

STATE OF THE ML
INTERPRETER

ADVANTAGE : SEPARATION OF CONCERNS OF

- SOUNDNESS
- HEURISTICS

METHODOLOGY

FORMAL VERIFICATION IN AN "ENGINEERING" CONTEXT.

USE: TO BACKUP CLAIMS OF ABSOLUTE CERTAINTY OF CORRECTNESS
(OF SMALL, SIMPLE SYSTEMS !)

ASSERTIONS:

- THEOREM PROVER OUGHT TO BE ENGINEERED TO SAME (BETTER?) STANDARDS AS INTENDED OBJECT SYSTEM.

⇒

THEOREM PROVER ITSELF HAVE FORMAL SPEC.

- THEOREM PROVER SPEC.
AXIOMATISATION
INTERPRETATION
PROOFS } SHOULD BE IN PUBLIC DOMAIN.

"ALGEBRAIC" APPROACH TO THEORY PROVERS

ALLOWS A PURELY FUNCTIONAL IMPL. OF A T.P.
⇒ CONCISE, "EXECUTABLE SPEC" OF A T.P.

APPROACH

- GIVE SIGNATURES (= LIST OF SYMBOL) DECLARATIONS)
AXIOM }
EQUAL STATUS TO TERMS.
- CONSTRUCT TERMS FROM SIGNATURES
→ TERMS AS CONTEXT-FREE, PURE VALUES
→ ALLOWS PURELY FUNCTIONAL META-LANGUAGE.
- USE "PROPOSITIONS AS TYPES" ANALOGY
 - TREAT DERIVATIONS LIKE TERMS

AXIOM	—	SYMBOL
MODUS PONENS	—	APPLICATION
DISCHARGE	—	ABSTRACTION
 - THE TYPE OF A DERIVATION IS
THE THEOREM IT ESTABLISHES.

⇒

A LOGIC APPEARS AS A
PARTIAL, FREE ALGEBRA.

DATATYPE

term = Symbol sig int
App term term
Abstr term
...
deriv = Axiom sig int
Mp deriv deriv
Disch deriv
...
sig = Empty
Extend sig string term

- wf-symbol
- wf-app
- wf-abstr

- wf-axiom
- wf-mp
- wf-disch

- wf-extend

WITH

$wf\text{-symbol } sq \ i = (i \geq 0) \text{ andalso } (i < \text{len } sq)$
 $wf\text{-app } tm, tm_2 = \dots$
 \dots

ADVANTAGES


- MATHEMATICALLY SIMPLE.
- ADVANTAGES OF "PATTERN MATCHING"

CASE dv OF



$Axiom \ sq \ i \Rightarrow \dots$
 $Mp \ dv, dv_2 \Rightarrow \dots$

UNDCASE

- FUNCTIONAL PROGRAMMING + PATTERN MATCHING
 \Rightarrow CONCISE, ELEGANT, "EXEC. SPEC" OF LOGIC
AND OF TOOLSET
(PARSERS, EDITORS, SIMPLIFIERS, ...)



D-FLIPFLOP CASE STUDY (CONT.)



AIM : PROVE THE THEOREM AND DETERMINE R.

$$? \vdash R(\bar{a} \bar{n}) \rightarrow$$

$$\forall w_c w_d w_q w_1 w_2 w_3 w_4 w_5 \cdot$$

$$\rightarrow \text{IMPL-BEHAV}(\bar{n})(w_c w_d w_q w_1 w_2 w_3 w_4 w_5)$$

$$\rightarrow \text{DFF-BEHAV}(\bar{a})(w_c w_d w_q)$$

$$R(a_1 a_2 a_3 a_4 a_5 a_6 a_7 a_8 n_1 n_2 n_3 n_4) = ??$$

APPROACH

- START WITH

$\forall \vec{w}.$

IMPL-BEHAV (\vec{n}) (\vec{w})

\rightarrow DFF-BEHAV (\vec{a}) (\vec{w})

AS GOAL.

- CONSTRUCT AS MUCH OF THE PROOF AS POSSIBLE

- COLLECT UP DANGLING SUBGOALS

EG $(a_7 + n_2 < n_3) \wedge (n_2 > 0)$

- CHOOSE A DEFINITION FOR $R(\vec{a} \vec{n})$ WHICH IS:

- STRONG ENOUGH

- SIMPLE ENOUGH

- "INSERT" IT AS AN AXIOM

- COMPLETE THE PROOF

RESULT

- YES ! IMPLEMENTATION IS CORRECT.
- 1,600 SUBGOALS — 2 WEEKS WORK.
- A "REASONABLE" DEFINITION FOR R IS:

$$R(\bar{a}, \bar{n}) = \begin{aligned} &a_1 > 2n_1 + 2n_2 \wedge \\ &a_1 > a_5 + n_1 \wedge \\ &a_3 > 2n_1 + 2n_2 \wedge \\ &n_4 + n_2 \geq a_4 + n_1 \wedge \\ &a_5 > 2n_1 + n_2 \wedge \\ &a_6 > n_1 + n_2 \wedge \\ &a_7 > n_1 + 2n_2 \wedge \\ &n_4 + n_2 \geq a_4 + a_8 \wedge \\ &n_2 > 0 \end{aligned}$$

E.G.

NAND GATES


$$n_1, n_3 = 300 \text{ ps}$$

$$n_2, n_4 = 200 \text{ ps}$$

RESULTANT D-FLIPFLOP

$$\begin{aligned} a_1 &= 1400 \text{ ps} \\ a_2 &= \text{UNCONSTRAINED} \\ a_3 &= 1300 \text{ ps} \\ a_4 &= 100 \text{ ps} \\ a_5 &= 1000 \text{ ps} \\ a_6 &= 700 \text{ ps} \\ a_7 &= 900 \text{ ps} \\ a_8 &= 300 \text{ ps} \end{aligned}$$

CLOCK
SPEC.



CONCLUSIONS

BEHAVIOURAL SPECS

- SPEC. OF EVEN A SIMPLE GATE IS QUITE COMPLEX.
- "LOGICAL" AND "TEMPORAL" ASPECTS ARE INEXTRICABLY LINKED
- RELATIONS, NOT FUNCTIONS
(WORLD INDETERMINATE, KNOWLEDGE INCOMPLETE!)

LOGIC

- POLYMORPHIC, HIGHER-ORDER LOGIC IS IDEAL AS A "SPECIFICATION LANGUAGE" FOR DIGITAL SYST.
 - ENCOMPASSES MATHS
 - "HIGHER-ORDER" \Rightarrow EXPRESSIVE/NATURAL
 - DEDUCTIVE CALCULUS ALREADY EXISTS!

METHODOLOGY

- FOR "REAL" APPLICATIONS, NEED TO SPECIFY THE THEOREM PROVER WITH EQUAL RIGOUR AS THE OBJECT SYSTEM.
- THEOREM PROVER, AXIOMATISATION, AND PROOFS SHOULD BE IN PUBLIC DOMAIN.

"ALGEBRAIC" SPEC OF A LOGIC

- RECOGNISE "SIGNATURES" AS HAVING EQUAL STATUS TO TERMS AND DERIVATIONS
 - ⇒ LOGIC APPEARS AS A PARTIAL, FREE ALGEBRA.
 - ⇒ PURELY FUNCTIONAL IMPLEMENTATION
 - ⇒ CONCISE, ELEGANT, EXECUTABLE SPEC OF THEOREM PROVER.

D-TYPE, EDGE-TRIGGERED FLIPFLOP

- MODUS OPERANDI OF IMPLEMENTATION MUCH MORE COMPLEX THAN IT LOOKS!
- FORMAL VERIFICATION (V. SIMULATION) IS HARD WORK, BUT:
 - RESULTS VALID FOR ALL WAVEFORMS AND ALL TIMING PARAMETERS, AND
 - ONLY PRACTICABLE WAY TO FIND R
- IMPLEMENTATION FOUND TO BE CORRECT
 - BUT NOT "EDGE-TRIGGERED"!

DISCUSSION

Dr. Schneider asked, are you assuming that wires do not have any delays associated with them? Dr. Hanna answered, that is correct. This is obviously an idealisation.

Dr. Hanna was asked would it be possible to introduce a fully synchronised, global, discrete time base? Dr. Hanna answered, we regard this as an interesting problem. We use discrete points in time to specify assertions rather than functions.

Professor Backhouse asked, what about the higher order logic contents of your work? I don't understand this. Dr. Hanna answered, what I mean is the use of higher order functions, although if you understand basic predicate calculus you will hardly notice the higher order functions.

Professor Sintzoff asked, could the case study be implemented by the use of abstract data types?

Dr. Hanna answered, this would be rather complicated, and it would require interactive use. We like to keep things reasonably simple.

Dr. Hanna was asked, can you specify very big problems? Dr. Hanna answered, we have not tried it but I suspect it would be rather difficult.